


Paper # 1228

2/2

Sheet 1 of 2


Form PTO-1449		U.S. Department of Commerce Patent And Trademark Office		ATTY. DOCKET NO. ITW 7188.64		SERIAL NO. 10/774128	
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION				APPLICANT James M. Thommes			
				FILING DATE February 5, 2004		GROUP 2838 1725	
U.S. PATENT DOCUMENTS							
EXAM. INIT.	REF	PATENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
FOREIGN PATENT DOCUMENTS							
EXAM INIT	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION YES NO
OTHER DOCUMENTS (Including Author, Title, Date, Pages, Etc.)							
CA		Reduction of Voltage Stress in Integrated High-Quality Rectifier-Regulators by Variable-Frequency Control, M.M. Jovanovic, D.M. Tsang, and F.C. Lee, Proceeding of the Applied Power Electronics Conference, Orlando, FL, Feb. 13-17, 1994					
CA		Single-Stage Single-Phase Parallel Power Factor Correction Scheme, Y. Jiang and F.C. Lee, Proceedings of the Power Electronics Specialist Conference, Taipei, Taiwan June 20-25, 1994					
CA		A Novel Single-Phase Power Factor Correction Scheme, Y.M. Jiang, F.C. Lee, G.C. Hua, and W. Tang, Proceedings of the Applied Power Electronics Conference, San Diego, CA 3/7-11/93					
CA		Boost Power Factor Corrector Design With The UC3853, By Phillip C. Todd, Unitrode Corporation					
CA		A High Performance Linear Regulator For Low Dropout Applications, Dave Zendzian, Unitrode Corporation					
EXAMINER C. SHAW				DATE CONSIDERED 4/18/2005			
EXAMINER: Initial if citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							



CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8a)
 I hereby certify that this correspondence is,
 on the date shown below, being deposited with the U.S. Postal
 Service as first class mail in an envelope addressed to:
 Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450
12/22/04
George R. Corrigan

Paper # 1228
2/2

Sheet 2 of 2




Form PTO-1449		U.S. Department of Commerce Patent And Trademark Office		ATTY. DOCKET NO. ITW 7188.64		SERIAL NO. 10/774128	
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION				APPLICANT James M. Thommes			
				FILING DATE February 5, 2004		GROUP 2838 1725	
U.S. PATENT DOCUMENTS							
EXAM. INIT.	REF	PATENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
FOREIGN PATENT DOCUMENTS							
EXAM INIT	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION YES NO
OTHER DOCUMENTS (Including Author, Title, Date, Pages, Etc.)							
		Power Factor Correction Using The UC3852 Controlled On-Time Zero Current Switching Technique, Bill Andreycak, Unitrotode					
		UC3854 Controlled Power Factor Correction Circuit Design, Philip C. Todd, Unitrode					
EXAMINER C. SHAW				DATE CONSIDERED 4/18/2005			
EXAMINER: Initial if citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.							

CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.6a)

I hereby certify that this correspondence is,
on the date shown below, being deposited with the U.S. Postal
Service as first class mail in an envelope addressed to:
Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450

12/22/04

George R. Corrigan



paper # 0211

Sheet 1 of 1.

Form 150-1449		U.S. Department of Commerce Patent And Trademark Office		ATTY:DOCKET NO. ITW 7188.64		SERIAL NO. 10/774128		
SUPPLEMENTAL INFORMATION DISCLOSURE CITATION				APPLICANT James M. Thommes				
				FILING DATE February 5, 2004		GROUP 2038 1725		
U.S. PATENT DOCUMENTS								
EXAM. INIT.	REF	PATENT NUMBER	DATE	NAME	CLASS	SUB- CLASS	FILING DATE	
<input checked="" type="checkbox"/>		4,493,040	1/8/85	Vanderhelst				
<input checked="" type="checkbox"/>		4,521,672	6/4/85	Fronius				
<input checked="" type="checkbox"/>		5,345,375	9/6/94	Mohan				
<input checked="" type="checkbox"/>		5,444,356	8/22/95	Reynolds et al.				
<input checked="" type="checkbox"/>		5,563,777	10/8/96	Miki et al.				
FOREIGN PATENT DOCUMENTS								
EXAM INIT	REF	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUB- CLASS	TRANSLATION YES NO	
<input checked="" type="checkbox"/>		JP05111766	07/05/93	Japan				
OTHER DOCUMENTS (Including Author, Title, Date, Pages, Etc.)								
<input checked="" type="checkbox"/>		Design Issues For a Zero-Voltage-Switched Power Factor Correction Circuit and DC/DC Converter Power By: Y.V. Panov et al. 1993 VPEC Proceedings of the Virginia Power Electronics Seminar, Blackburg, VA Sept. 19-21, 1993 PP 213-224						
<input checked="" type="checkbox"/>		High Power Factor Switching Preregulator Design Optimization Lloyd Dixon Unitrode Corporation						
EXAMINER C. SHAW								
DATE CONSIDERED 4/18/05								
EXAMINER: Initial if citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.								

CERTIFICATE OF MAILING/TRANSMISSION (37 CFR 1.8a)

I hereby certify that this correspondence is,
on the date shown below, being deposited with the U.S. Postal
Service as first class mail in an envelope addressed to:
Commissioner for Patents, P. O. Box 1450 Alexandria, VA 22313-1450

Jan 31, 2005
Feb 9, 2004

George R. Corrigan